It is demonstrated that the electric dipole layer due to the overlapping of electron wavefunctions at metal/graphene contact results in negative Fermi-level pinning effect on the region of GaAs surface with low interface-trap density in metal/graphene/n-GaAs(001) junction. The graphene interlayer takes a role of diffusion barrier preventing the atomic intermixing at interface and preserving the low interface-trap density region. The negative Fermi-level pinning effect is supported by the Schottky barrier decreasing as metal work-function increasing. Our work shows that the graphene interlayer can invert the effective work-function of metal between high and low, making it possible to form both Schottky and Ohmic-like contacts with identical (particularly high work-function) metal electrodes on a semiconductor substrate possessing low surface-state density.
I. INTRODUCTION
The interfacial physics and chemistry are key elements in understanding the electrostatic environment and the associated carrier transport at metal/graphene interface. The change of electrostatic potential across metal/graphene interface is determined by not only the electron transfer between metal and graphene caused by the difference in work-function but also the formation of an electric dipole layer originating from the off-centric distribution of interacting electrons at the interface [1] [2] [3] .
The electrical properties of metal/graphene and graphene/semiconductor contacts have been studied actively as separate physical systems [4, 5] .
However, the charge carrier transport across metal/graphene/semiconductor junction as a whole, particularly taking into account the interaction dipole charges at metal/graphene contact, has not received proper attention. The interests in metal/graphene/semiconductor junction stem mainly from the possibility of modulating the electron energy barrier at interface with the graphene interlayer [6] [7] [8] [9] [10] . Recently, it has been reported that the atomicallyimpermeable and electronically-transparent properties of graphene inserted at metal/n-Si(001) junctions can be used to form an intact Schottky contact and investigate the interface Fermi-level pinning effect [6] . The graphene interlayer prevents the interface intermixing of metal and semiconductor atoms which occurs on the region of Si surface with very thin or no native oxide layers and leads to the formation of small-area patches with low local Schottky barriers. In this study, the graphene layer inserted at metal/n-GaAs(001) junction is found to bring about a different phenomenon although it still plays a role of diffusion barrier. It is known that the reconstructed surface of III-V compound semiconductor contains generally a low density of surface states within its band gap unless the surface structure gets compromised by some extrinsic factors including defects, oxidation, and atomic intermixing with other materials [11] . Accordingly, the regions on the surface of our GaAs(001) substrate with very thin or no native oxide layer is considered also to possess a relatively low density of surface states. However, the material intermixing on those low-surface-state regions, occurring during metal deposition, can induce a substantial amount of interface-trap states similarly to the region of GaAs surface with normal native oxides. Then, the entire region of metal/n-GaAs(001) junction will be under relatively strong interface Fermi-level pinning effect. On the other hand, if a graphene layer is inserted at metal/n-GaAs(001) interface, the material intermixing on the regions with very thin or no native oxide layer no longer occurs and thus those regions can stay with a small density of interface-trap states, bearing pretty weak Fermi-level pinning [12] [13] [14] [15] [16] [17] . From the growth mechanism of native oxide, the regions with low interface-trap density will be small in size and randomly scattered on the GaAs surface. Due to the strong Fermilevel pinning on the prevailing surrounding area, the metal-dependent variation of current-voltage (I-V) characteristics of metal/graphene/GaAs junction is expected to originate from the small patches of low interface-trap density [18, 19] . ent freeze (VGF) method was purchased from the MTI Corporation. The GaAs substrate was first etched in a 1:1 NH 4 OH:H 2 O solution for 1 min followed by DI water rinsing [20] . After that, Ti/Pt/Au (50/200/5000 Å) ohmic contacts were formed near the edge of GaAs substrate by using e-beam evaporation and rapid thermal annealing at 400
• C for 300 sec [21] . The sample was treated in a 1:1 NH 4 OH:H 2 O etching solution for 3 min followed by DI water rinsing again right before the graphene transfer. The monolayer graphene synthesized on a Cu foil with chemical vapor deposition (CVD) was purchased from the Graphene Supermarket. In order to minimize the trapping of water molecules between graphene and GaAs surface and the residues during the transfer process [22] , we used the dry transfer method adopting thermal release tapes. The graphene layer was partially transferred on the GaAs surface in order to form metal/GaAs and metal/graphene/GaAs junctions simultaneously on the same GaAs substrate. The structural qualities of transferred graphene were examined with Raman spectrum measurements (see Supporting Information for the Raman spectrum measurements) [23] . After the graphene transfer, circular metal electrodes (Al, Ti, Ni, and Pt) of average diameter ∼500 µm were deposited through a shadow mask on the sample surface by using e-beam evaporation. The metal/GaAs junctions were formed on the graphene-uncovered area. Finally, the graphene uncovered by metal electrodes was removed with reactive ion etching (RIE) to isolate each junction.
B. Current-Voltage Measurement
The schematic of metal/GaAs junctions with and without a graphene interlayer is illustrated in Figure 1a .
Figure 1b-e show the I-V characteristics of metal/GaAs and metal/graphene/GaAs junctions. As shown in Figure 1b ,c, the Al/graphene/GaAs and Ti/graphene/GaAs junctions possess the typical rectifying characteristics. In fact, their reverse bias currents are somewhat smaller (more rectifying) than the Al/GaAs and Ti/GaAs junctions. On the other hand, the reverse bias currents of Ni/graphene/GaAs and Pt/graphene/GaAs junctions are significantly larger than those of Ni/GaAs and Pt/GaAs junctions (Figure 1d,e) .
The rectifying behaviors of both junc- tions have almost disappeared, turning into Ohmic-like ones. This is quite counter-intuitive since the local Schottky barrier formed on the region of GaAs surface with low interface-trap density is expected to be low for Al/graphene/GaAs and Ti/graphene/GaAs junctions and high for Ni/graphene/GaAs and Pt/graphene/GaAs junctions when considering the difference in metal workfunction.
C. Internal Photoemission Measurement
The Internal Photoemission (IPE) yield spectra [6, 24, 25] for metal/GaAs and metal/graphene/GaAs junctions are shown in Figure 2 . Since the IPE measurement reveals the motion of ballistic electron across the junction interface, its signals will be contributed collectively by all regions in the junction. However, if a junction is mostly uniform and only a small areal fraction of isolated patches exists with their interface energy barriers different from those on the uniform surrounding region, the IPE spectrum will be dominated by the prevailing region and the contribution from the small patches will be almost invisible. In the IPE spectra of metal/GaAs junctions, two thresholds φ th for the conduction band minima (Γ and L valleys) of GaAs [26] are clearly observed. The first threshold represents the commonly accepted Schottky barrier of metal/GaAs junction, which reflects the electron transmission from metal into the Γ valley in GaAs. The additional transmission into the L valley in GaAs corresponds to the second threshold. The gap between first and second thresholds is about ∼0.29 eV, which is in excellent agreement with the known energy separation between Γ and L valleys. However, the observation of additional transmission into the X valley of GaAs is disturbed by the humps of IPE yield around 1.33 eV [27] (see Supporting Information for details on the direct optical excitation from localized interface states). Since the two thresholds are extracted to be pretty much identical for all four metal electrodes (Al, Ti, Ni, Pt) and no signature for additional threshold is observed, the Fermi-level pinning can be concluded to be strong uniformly throughout the entire metal/GaAs junction as known well. The metal/graphene/GaAs junctions also show two common thresholds in their IPE spectra for Al, Ti, and Ni electrodes which are quite similar to those for the metal/GaAs junctions. In case of Pt/graphene/GaAs junction, the large leakage current, confirmed in the I-V curve (Figure 1e ), overwhelmed the photocurrent completely so that we could not determine the corresponding IPE yield at all (Figure 2d ). The similarity in the IPE thresholds of metal/graphene/GaAs junction for different metal electrodes implies that the Fermi-level pinning is strong in the vast majority of junction area where the regular oxide layer is expected to reside and bear high interface-trap density. Here, there are several things to note about characterizing the fabricated junctions. All transport measurements including I-V and IPE measurements were carried out at room temperature. The power of incident light was measured separately by using a pho- todiode, HAMAMATSU S2281-04 (Si photodiode for the wavelength of 200-1180 nm) for acquiring the quantum yield of IPE [6, 24, 25] . After the measurements of electrical properties, the layer structures of fabricated junctions were examined by taking transmission electron microscope (TEM) images (see Supporting Information for the TEM images) [28] [29] [30] .
III. RESULTS AND DISCUSSION

A. Negative Fermi-level Pinning Effect
Averaged over several different junctions, the Schottky barriers of metal/GaAs and metal/ graphene/GaAs junctions were obtained from the I-V and IPE measurements. They were determined by either fitting the measured I-V curves shown in Figure 1 to the thermionicemission theory [31] or extracting the first threshold of IPE yield shown in Figure 2 with the image force lowering included. Figure 3a ,b show the obtained Schottky barriers φ B of metal/GaAs and metal/graphene/GaAs junctions as a function of metal work-function φ M . From the I-V measurements, the pinning factor S, defined to be ∂φ B /∂φ M [32] [33] [34] , are obtained to be 0.092 and -0.365 for metal/GaAs and metal/graphene/GaAs junctions, respectively. As mentioned previously, it is quite interesting that the Schottky barrier of metal/graphene/GaAs junction decreases as the metal work-function increases, reflected on the negative value (-0.365) of S. In normal circumstances, the pinning factor ranges between 0 and 1 depending on the pinning strength. In case of IPE measurements, the Schottky barriers for metal/GaAs and metal/graphene/GaAs junctions are extracted to be very similar to each other for all the metals except for Pt. Just as a reminder, the IPE spectrum for Pt/graphene/GaAs couldn't be obtained due to the large junction leakage. The pinning factors in the IPE measurements are found to be 0.012 and 0.008 for metal/GaAs and metal/graphene/GaAs junctions, respectively, both indicating strong Fermi-level pinning effect.
Based on the I-V and IPE measurements described above, it seems plausible to conclude the following spatial distributions for the interface Fermi-level pinning and associated current flows in metal/GaAs and metal/graphene/GaAs junctions. For metal/GaAs junctions, as shown in Figure 4a ,b, the entire region of GaAs surface will have high interface-trap density due to oxidation (native oxide, Figure 4a ) or material intermixing with metal atoms (Figure 4b ) [12] [13] [14] [15] [16] [17] . Hence, the interface Fermi-level pinning effect will appear to be strong throughout the entire region of junction and the junction current will be distributed uniformly (Figure 4e ). In case of metal/graphene/GaAs junctions, the prevailing region with regular native oxides will have a large density of interface-trap states (Figure 4c) and the Fermilevel pinning on this region will be strong similarly to the metal/GaAs junction case. Meantime, the small patches with very thin or no native oxide layer will maintain low interface-trap density thanks to the protection of graphene interlayer (Figure 4d ) and the observed negative Fermi-level pinning will occur here. Due to the negative pinning, these small patches will have current flows comparable to the surrounding regions for low work-function metal electrodes (Figure 4f ) forming relatively high interface energy barriers. On the other hand, the current flow through the small patches will be a lot more in comparison with the surrounding regions for high work-function metal electrodes (Figure 4g ) bearing leaky current paths with low interface energy barriers.
B. Calculated energy band profile across junction
In order to understand the unusual negative Fermilevel pinning in the metal/graphene/GaAs junction, the electron energy band profiles across the junction were obtained by performing finite element electrostatic mod- eling with a commercial software package FlexPDE [35] [36] [37] (see Supporting Information for details on the finite element electrostatic modeling). All parameters were implemented with the values measured or reported in the literature [33, [38] [39] [40] [41] . The key variable in our modeling is the interaction dipole charge density (Q D ) at metal/graphene contact which was supported by density functional theory (DFT) calculations to exist due to the off-centric distribution of the overlapped electron wavefunctions in the gap between metal and graphene layer [1, 2] . Here, we note that Q D indicates the charges of interaction dipole layer on the graphene side. First of all, we have calculated the Schottky barrier (φ B ) and pinning strength (S) for various interface-trap density (D it ) on GaAs surface by assuming Q D = 0 in order to verify whether or not the observed negative Fermi-level pinning can occur without the interaction dipole layer. If we do not consider the interaction dipole layer, the pinning strength is always calculated to be positive for 10
which is the typical range for III-V compound semiconductors [38] (see Table S1 in Supporting Information). In addition, if we estimate the Q D to match with the I-V measured φ B for
, the Q D increases dramatically to have the physically impossible values (see Table S2 in Supporting Information). This confirms that the negative Fermi-level pinning effect observed in the I-V measurements should occur on the region with low interface- ) as concluded from the IPE measurements. Since the interaction dipole layer at metal/graphene contact is expected to be uniformly formed throughout the entire contact, it is reasonable to assume that each metal will have a certain constant Q D in metal/graphene/GaAs junction regardless of the locally-varying D it on GaAs surface. In the electrostatic modeling, we adopted the Q D obtained for D it = 5×10 was used for the prevailing region with high interface-trap density. The calculated relevant potentials and charges are listed (see Table S3 in Supporting Information) and the band profiles of Al/graphene/GaAs and Pt/graphene/GaAs junctions are shown in Figure 5 as the representatives of low and high work-function metal electrodes. Figure 6a shows the Schottky barriers extracted from the modeling for four different combinations of Q D and D it . As seen in the figure, the negative pinning factor for metal/graphene/ GaAs junction is obtained only with non-zero Q D for low D it . In case of Pt/graphene/GaAs junction, it is found that Q D should be positive to obtain the Schottky barrier measured to be small. This polarity actually coincides with the DFT calculation results mentioned previously [1, 2] . Meanwhile, Q D for Al/graphene/GaAs junction is found to be negative to match with the measured Schottky barrier. According to the DFT calculations, Q D for the Al/graphene/GaAs junction will still be positive although its magnitude ) Dit. The modeling is performed for both QD = 0 and QD = 0. Here, Dit is interface-trap density on GaAs surface and QD is the interaction dipole charge density at metal/graphene contact. The extracted pinning factor S = ∂φB/∂φM for each case is also labeled. (b) The QD obtained from the electrostatic modeling and the electronegativity of metal atom reported in the previous study [43] as a function of metal work-function. The green dashed circles indicate two distinct groups with opposite polarities of QD and the corresponding interaction dipole configurations are also shown.
C. Electronegativity difference and interaction dipole charge
becomes much smaller than that of Pt/graphene/GaAs junction. However, the positive Q D will lower the Schottky barrier always, relative to the junction without the graphene interlayer, since the electrostatic potential drops across the gap between metal and graphene layer. Our electrostatic modeling indicates clearly that the Schottky barrier of Al/graphene/GaAs junction is quite low with zero or positive Q D . Thus it seems inevitable for Q D to be negative for bearing the experimentallymeasured large Schottky barrier.
It is known well that the exchange correlation potential for electrons is attractive in front of a metal surface and the electrons of an atom adsorbed on the metal surface is attracted toward the metal side [42] . Hence, the positive Q D is quite understandable in terms of this exchange correlation. Then, the question is what induces the negative Q D of Al/graphene/ GaAs junction. One possibility that we can think of is the electronegativity difference between metal and carbon atom. Figure 6b shows the Q D obtained from the electrostatic modeling and the electronegativity [43] of a metal atom as a function of metal work-function. As shown in the figure, the electronegativities of all the metals used in our work are smaller than that of carbon. This implies that the interacting electrons between metal and graphene will be attracted more toward the graphene side. Especially, the electronegativities of Al and Ti with relatively low work-functions are quite small in comparison with carbon. Accordingly, the driving force shifting the interacting electrons toward the graphene side can be significant, overcoming the tendency of shifting them toward the metal side due to the exchange correlation and leading to the negative Q D . For Ni and Pt with relatively high work-functions, the difference of electronegativity from carbon becomes smaller.
Therefore, in this case, the interacting electrons are expected to be shifted toward the metal by more prominent exchange correlation so that the positive Q D is induced. Here, it is noted that the mechanism described above is only a possibility relying on the two known factors of exchange correlation and atomic electronegativity which have been addressed independently. One point consistent between the DFT calculation and our electrostatic modeling is that the tendency of shifting the interacting electrons toward the metal side is reduced significantly for low work-function metals. However, what is apparent from the fundamental physics standpoint, supported from the electrostatic modeling, is that the sign change of Q D is the essential requirement for the negative Fermilevel pinning observed in our experiments.
IV. CONCLUSIONS
In conclusion, we report the negative Fermilevel pinning effect observed experimentally in metal/graphene/n-GaAs(001) junction.
The low interface-trap density regions, protected by the graphene interlayer, are found to have the local Schottky barrier affected directly by the interaction dipole layer at metal/graphene contact. In order to explain the observed negative Fermi-level pinning, it is found that the interacting electrons at the metal/graphene interface should be attracted more toward the graphene side for low work-function metals, bearing the increase of electrostatic potential across the interface. For high work-function metals, they should be attracted more toward the metal side, making the electrostatic potential decrease across the interface accordingly. Based on our work, it can be claimed that the graphene interlayer can invert the effective work-function of metal between high and low, making it possible to form both Schottky and Ohmic-like contacts with identical (particularly high work-function) metal electrodes on a semiconductor substrate possessing low surface-state density. 
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Direct Optical Excitation from Localized Interface States
The IPE yield spectra for metal/GaAs and metal/graphene/ GaAs junctions are shown in Figure 2. 
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As pointed out in the manuscript, the IPE signals will be mainly from the prevailing regions of GaAs surface with high interface-trap density. Two IPE thresholds φ th are clearly observed for the conduction band minima (Γ and L valleys) in GaAs. In order to characterize further how the localized interface states contribute to the IPE yield, we measured the IPE yield spectra under applied reverse bias varying from 0.001 V to 5.00 V, as shown in Figure S1 .
The humps around 1.33 eV are found for all metal electrodes although there is a certain degree of metal dependence in the relative strength of hump. It is readily noticeable that the hump become more pronounced with the applied bias increasing. This indicates that more and more electrons excited from the localized interface states can escape and transmit into the conduction band minima of GaAs with the aid of the electric field in the depletion region due to the applied bias. 
Finite Element Electrostatic Modeling
Finite element electrostatic modeling has been performed to find the electron energy band alignment of metal/graphene/GaAs junction for high and low interface-trap density regions with a commercial software package FlexPDE.
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The electrostatic potential drop U from the vacuum level on the metal electrode side was calculated by solving the Poisson's equation
, where ρ(x) is the net charge density, ε 0 is the permittivity of vacuum, and ε r is the dielectric constant. The net charge density is assumed to be zero in the vacuum gaps (metal/graphene or graphene/GaAs contact) and is given as ρ( is the doping concentration of n-GaAs, n = N C exp(−
is the concentration of free electron in GaAs, N C is the effective density of states in the conduction band of GaAs,
is the conduction band edge of GaAs, E F is the Fermi-level, k B T is the thermal energy, φ M is the metal work-function, and χ S is the electron affinity of GaAs.
We define the metal surface to be at x = 0, the vacuum gap between metal surface and graphene layer in 0 < x < d, the graphene layer at x = d, the vacuum gap between graphene layer and GaAs substrate in d < x < 2d, and the GaAs substrate in 2d < x < X as shown in Figure S2 . It is considered that the thin charge sheets Q M , Q G , and Q SS are located at x = 0, x = d, and x = 2d, [8] [9] [10] [11] where Q M is the surface free charge density on the metal surface,
is the doping charge density of graphene,
is the interface-trap charge density on GaAs surface, 
is the Schottky barrier of metal/graphene/GaAs junction. We assume that two opposite sign of interaction dipole charges are located at x = 0 and x = d and Q D represents the interaction dipole charge density on the graphene side.
The boundary conditions are assigned as 
) is the built-in potential energy. The sign of ∆E F is determined by the charge carrier type of graphene, that is, ∆E F > 0 for p-type graphene and ∆E F < 0 for n-type graphene. Note that the depletion region completely ends way before the edge of calculation domain (x = 2d + X) with the thickness of 500 nm for the GaAs substrate so that no difference in calculation results is made from using the actual thickness of GaAs substrate (0.5 mm).
Metal
Vacuum gap n-GaAs(001) Vacuum gap Figure S2 : Charge distribution across metal/graphene/GaAs junction, where Q M is the surface free charge density on metal, Q D is the interaction dipole charge density at metal/graphene contact, Q G is the doping charge density of graphene, Q SS is the interface-trap charge density on GaAs surface, Q SC is the space charge density in the depletion region of GaAs substrate, d is the thickness of vacuum gap, and X is the thickness of GaAs substrate. 
Raman Spectrum Measurements
The confocal Raman spectroscopy with the laser wavelength of 532 nm has been carried out for the transferred graphene on GaAs substrate. The measured spectra are shown in Figure S3 . The intensity ratio between the G peak (∼1580 cm −1
) and the 2D peak (∼2700 cm −1
) indicates that the transferred graphene is a monolayer. 
Transmission Electron Microscope Images
After all the electrical measurements were completed, transmission electron microscope images were obtained. The bright-field TEM (BFTEM) and high-resolution TEM (HRTEM)
images of Pt/GaAs and Pt/graphene/GaAs junctions are shown in Figure S4 . The graphene layer inserted at Pt/GaAs interface is seen clearly.
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It is confirmed with HRTEM images taken on the several different sites in the Pt/GaAs (Figure S4b,c) and Pt/graphene/GaAs ( Figure S4e,f) junctions that the thickness of native oxide layer is spatially inhomogeneous.
In addition, the area of GaAs surface occupied with very thin or no native oxide layer is found to be quite small, indicated by red circles. The thickness of oxide layer on GaAs surface is estimated about ∼2.82 nm for Pt/GaAs junction and ∼2.27 nm for Pt/graphene/GaAs junction.
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It is likely to have slightly thicker oxide layer for Pt/GaAs junction compared to that for Pt/graphene/GaAs junction on the same GaAs substrate because the oxide layer on the graphene-covered area was passivated while the oxide layer on the graphene-uncovered area was exposed to the air before the metal electrode deposition. Since the native GaAs oxide is found to have very small band gap,
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the charge carrier transport across metal/GaAs junction depends significantly on whether the graphene layer is inserted at the interface or not rather than the small difference in the thickness of GaAs oxide layer. 
